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Abstract
We analyze the operation of the wireless single-electron logic family based
on single-electron-parametron cells. Parameter margins, energy dissipation,
and the error probability are calculated using the orthodox theory of single-
electron tunneling. Circuits of this family enable quasi-reversible computation
with energy dissipation per bit much lower than the thermal energy, and
hence may circumvent one of the main obstacles faced by ultradense three-
dimensional integrated digital circuits.
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I. INTRODUCTION
Single-electron tunneling1,2 in systems of small-capacitance tunnel junctions has at-
tracted much attention during the last decade because of both the interesting physics and
the possibility of useful devices. Today the basic physics of single-electron tunneling is suffi-
ciently well understood, and its possible applications (for reviews see, e.g., Refs.3 and4) are
becoming an important issue. The practical value of several analog applications has already
been proven: for example, the single-electron transistor5,6 as a highly sensitive electrometer,7
the single-electron pump8 as a standard of dc current,9 and the array of tunnel junctions10
as an absolute thermometer.11
In the field of digital electronics, however, only rudimentary devices have been demon-
strated so far.12–18 The recent invention19 of hybrid circuits based on single-electron-
transistor readout from floating-gate memory cells presumably opens a way to room-
temperature memories with density beyond 1011 bit/cm2. (This concept has been supported
by recent experiments18 with the first low-temperature prototypes of such memory cells).
The potential of single-electronics in logic circuits, however, remains uncertain due to sub-
stantial problems which have to be solved for both types of single-electron logic devices
suggested so far.
Devices of the first type use single-electron transistors instead of field effect transistors in
“voltage-state” circuits similar to conventional digital electronics.7 In these devices the effects
of charge quantization are restricted to the interior of the single-electron transistors. As a
result, the design of such circuits (including complementary20) is relatively straightforward.
They suffer, however, from a relatively high static power consumption.21,22
The second possible way (which allows to reduce the power dissipation), is to code bits
directly by single electrons everywhere in the circuit.23–32 (A different, interesting approach
based on rf parametric excitation of single-electron-tunneling oscillations has been suggested
by Kiel and Oshima;33 unfortunately their original proposal seems to have run into consid-
erable implementation problems34). It is important that these “charge-state” logic circuits
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do not necessarily require long wires and can be implemented using only small conducting
islands separated by tunnel barriers, with the necessary power and timing provided by an
external rf electric field.27 Recently we suggested28 a new device for charge-state, wireless
logic circuits - the Single Electron Tunneling Parametron (or SET Parametron). In com-
parison with the wireless single-electron devices suggested earlier,27 the SET Parametron
may have wider parameter margins and extremely low power dissipation, lower than the
thermodynamic “limit” of kBT ln 2 per bit.
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In this paper we present the results of a detailed analysis of the SET Parametron and
basic logic circuits using this device. The major characteristics of the SET Parametron,
including its parameter margins, speed, error rate, and power consumption, will be discussed.
II. SET PARAMETRON: THE BASIC IDEA
The basic cell of the new logic family, the SET Parametron, consists of three conducting
islands - see Fig. 1a. (In our numerical calculations we have assumed the islands to be of
spherical shape, with R being the radius of the edge islands 1 and 3, and r the radius of the
middle island 2; this assumption is, however, not important for the device operation.) The
middle island is slightly shifted off the line passing through the centers of the edge islands.
We will identify this line with x-axis, and the direction of the middle island shift with y-axis
(which is the symmetry axis of the cell). Electrons can tunnel through small gaps between
the middle and edge islands, but not directly between the edge islands because of their much
larger spacing (Fig. 1a).
Let us assume that the cell as a whole is charged by one uncompensated electron. (This
assumption makes the explanation of the operation principle simpler; later we will consider
the more natural case of an initially neutral cell.) If the cell is biased with a sufficiently
strong “clock” electric field Ec > 0 directed along axis y, the electron is obviously located at
the central island.35 Now let the field be decreased gradually so that eventually it changes
direction to negative. At some moment the electron will have to tunnel to one of the edge
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islands because these states become energetically preferable. Because of the geometrical
symmetry, the choice of island (left or right) will be random, i.e. the charge symmetry of
the system will be broken spontaneously.
However, if there is a weak “signal” field Es along direction x (this field may be applied,
for example, by the neighboring similar cell), the final position of the electron will depend on
the sign of Es. A natural way to discuss this effect is to say that the signal field Es creates
an energy difference ∆ between the electron states in islands 1 and 3, and that the electron
prefers to tunnel into the island with the lowest energy state (Fig. 1b). If now the clock field
Ec becomes negative and large, it creates a high energy barrier W (see Fig. 1b) between
the edge islands, so that the electron is reliably trapped in the island it has tunneled to,
regardless of further changes of the signal field Es.
Thus if fluctuations in the system are low enough, and the clock field changes slowly
enough, even a small field Es of the proper sign at the decision-making moment (when
W (t)=0) is sufficient to ensure a certain robust final polarization of the cell. This process
can be interpreted as a reliable recording of one bit of information; for example, the electron
on the right island may mean logical “1” while the electron on the left island encode logical
“0”. Now the dipole moment of the cell can in turn be used to produce the signal field
to control the other cells during their decision-making moments, and hence determine their
information contents (see Section V below).
This “parametric” amplification of signal, which gave the SET Parametron its name, is
quite similar to the operation of a Josephson junction device called Parametric Quantron36,37
(re-invented later as the “Flux Quantum Parametron”38), and in a broader sense to rf-driven
parametrons.39,33 The main difference is that all the previously analyzed parametrons are
described by a continuous degree of freedom (e.g., the Josephson phase φ in the Parametric
Quantron). This variable can take any value, and the discrete information states correspond
to energy minima on the φ axis. On the other hand, in the SET Parametron with low tunnel
conductances, the possible states are discrete (the electron has to be definitely on one of the
islands at each particular instant).40
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III. SET PARAMETRON: QUANTITATIVE ANALYSIS
Let us consider the operation of one SET Parametron cell using the orthodox theory1
which is adequate for the description of single-electron tunneling in systems with many
background electrons in each island and sufficiently low conductance G of tunnel junctions
(G≪ e2/h¯). In this theory the electron is always localized in one of the islands, and the rate
Γ of each tunneling event is solely determined by the corresponding decrease W = −∆ε of
electrostatic energy ε of the system. Using elementary electrostatics, we obtain the following
expressions for the energy decreases corresponding to four possible tunneling events in the
SET Parametron (tunneling to/from each of the edge islands is denoted with signs + and
−, respectively):
W±l = ±e (φ2 − φ1)−W12,
W±r = ±e (φ2 − φ3)−W23 , (1)
φi =
3∑
j=1
(C−1)ijqj − ~E ~Di , (2)
Wij =
e2
2
[
(C−1)ii + (C
−1)jj − 2(C−1)ij
]
, (3)
qi = qi0 + nie . (4)
Here l(r) means left (right) junction, φi is the electrostatic potential of i-th island (for
numbering, see Fig. 1a), W12 and W23 are the Coulomb blockade energies, and C
−1 is the
inverse capacitance matrix. Vectors e ~Di = (eDix, eDiy, eDiz) are the dipole moments of
islands when charged with single electrons, ~E is the external electric field (accepted to be
uniform) and qi is the total electric charge of i-th island, while qi0 is the uncompensated
part of its background charge.
In the limit when the island radii are smaller than the spacing between islands, the
following simple approximation for the capacitance matrix elements can be used:
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(C−1)11 = (C
−1)33 =
1
4πǫǫ0
1
R
; (C−1)22 =
1
4πǫǫ0
1
r
;
(C−1)ij =
1
4πǫǫ0
1
sij
, i 6= j ;
sij =
[
(xi − xj)2 + (yi − yj)2 + (zi − zj)2
]1/2
;
~Di = ~ri, (5)
where ~ri = (xi, yi, zi) is the i-th island center, and ǫ is the dielectric constant of the dielectric
environment. In the case of comparable radii and island spacing, Cij have to be calculated
numerically, for example, using the method of multiple electrostatic images (see Appendix
A). The results show that approximation (5) gives accuracy better than 10% if the spacing
between the islands is larger than the largest island’s radius.
In our initial analysis (until Section VII) we will assume that temperature T is low and
that the electric fields are changing slowly (adiabatically). In this case the full result of the
orthodox theory,
Γ =
GW
e2 [1− exp(−W/kBT )] (6)
is reduced to the simple rule that the system always follows the local minimum of the total
electrostatic energy.
Figure 2a shows the phase diagram of stationary charge states of a cell charged by
one uncompensated electron. Each state is locally stable within a diamond-shape region
corresponding to two conditions:
|e(φ2 − φ1)| < W12 , |e(φ2 − φ3)| < W23 , (7)
being valid simultaneously, so that no tunneling event is possible, W±l,r < 0. Within the
small-island approximation (5) the position of the diamond center is
Es =
1
4πǫǫ0
1
2
1
d
(n1 − n3) e
(
1
2d
− 1
R
)
,
Ec =
1
4πǫǫ0
1
2
1
b
[
(n1 + n3) e
(
2
s
− 1
2d
− 1
R
)
+2n2e
(
1
r
− 1
s
)]
, (8)
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while the diamond width and height are
δEs =
2
e
1
d
W12 , δEc =
2
e
1
b
W12 ,
W12 = W23 =
e2
2
1
4πǫǫ0
(
1
r
+
1
R
− 2
s
)
(9)
(here s ≡ s12 = s23 = (d2 + b2)1/2 is the distance between island centers – see Fig. 1a).
The diamonds are periodic along both axes Es and Ec, with periods
∆Es =
1
4πǫǫ0
1
d
e
(
1
R
− 1
2d
)
,
∆Ec =
1
4πǫǫ0
1
b
e
(
1
R
+
2
r
+
1
2d
− 4
s
)
. (10)
Equations (8)–(10) are valid even if the approximation (5) is not used; however, in this
case 1/R, 1/r, 1/s, 1/2d (divided by 4πǫǫ0) need to be replaced by C
−1
11 , C
−1
22 , C
−1
12 , C
−1
13 ,
respectively, and also b and d by D2y−D1y and D2x−D1x (the corresponding equations are
direct consequences of Eqs. (1)–(3) and (7)).
The period along axis Es corresponds to the transformation (n1, n2, n3)→ (n1−1, n2, n3+
1), while the period along Ec axis corresponds to (n1, n2, n3)→ (n1−1, n2+2, n3−1). Notice
that these transformations allow only even-number changes at the middle island; the “odd”
set of diamonds can be obtained from the “even” set by the shift (∆Es/2,∆Ec/2).
Figure 2a shows the results of more exact, numerical calculations of the phase diagram for
a particular cell; however, they are quite close to the approximate analytical results (8)–(10).
(The approximation accuracy is better than 10% and it becomes even better than 1% after
the normalization by ∆Es and ∆Ec.) For example, the minor offset of the diamond corners
from the horizontal axis, which arises due to deviations from the analytical approximation,
is hardly visible.
The most important qualitative feature of the phase diagram is the existence of bistability
regions (shaded in Fig. 2a) where either of two charge states is locally stable. We will refer
to the SET Parametron in these regions as being in an ON state, while the remaining part
of the phase diagram corresponds to one of the possible OFF states of the system. If signal
field Es is low (as we suppose in the following), only the set of diamonds along axis Ec
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may be implemented. The arrow in Fig. 2a shows a possible way (described qualitatively
in Sec. II above) of switching the cell from a monostable OFF state to a bistable ON state
by changing the clock field Ec. It is clear that the sign of a small Es field determines which
diamond boundary will be crossed first, and hence determines the charge state of the system
within this bistable region.
Notice that crossing any phase boundary outside of the bistable regions involves one
tunneling event with negligible energy difference W . In the adiabatic limit this transition
is reversible, and the associated energy loss is infinitesimal (see Sec. VII). However, leaving
the bistable state from the state with higher energy results in two sequential tunneling
events and leads to a finite energy loss. This irreversible switching should be avoided in
reversible computation. Below we will show that SET Parametron circuits can operate
using exclusively reversible transitions.
IV. SINGLE EXCITON PARAMETRON
While the case of the cell charged by one electron is the simplest for understanding the de-
vice operation, a more natural option is the initially electrically neutral cell: n1+n2+n3 = 0.
(This variety of SET Parametrons may be called the “Single Exciton Parametron”, since
digital bits in it are presented by electrostatically bound electron-hole pairs, although the
physics of this bound state is rather different from that of the usual excitons in semiconduc-
tors.) Figure 2b shows the phase diagram of such a cell with the same geometrical parameters
as in Fig. 2a. The only difference between the diagrams is a change in the charge states
labeling and a fixed shift along Ec axis, so that the diagram in Fig. 2b is symmetric about
both axes. (Actually, any change of the initial charge of the cell is equivalent to a fixed
offset of the fields Ec and Es).
Due to its field sign symmetry, the Single Exciton Parametron allows two natural modes
of operation. The first is illustrated by the arrowed rectangle in the center of the diagram
(instead of the thick line in Fig. 2a we have drawn the rectangle in Fig. 2b to emphasize that
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Es may shift during the operation). The periodic clock field Ec(t) causes two switchings
OFF→ON and two switchings ON→OFF per period. Another possible mode of operation
is shown by the smaller rectangle centered at Es=∆Es/2. It also provides two pairs of
ON/OFF switchings per period of the clock field Ec(t), with the bistable state implemented
at small fields. In our analysis we will concentrate on the former operation mode because it
does not require the additional dc bias of the signal field, though the latter mode may allow
wider parameter margins.
Figures 2a and 2b show the phase diagrams of SET Parametrons for a particular set
of geometric parameters. Changing the parameters may result not only in quantitative but
also qualitative changes of the diagram. In particular, regions with three stable charge states
appear if the ratio δEs/∆Es of the diamond width and period becomes larger than 2; if the
ratio is larger than 3, four states can coexist, and so on. Geometrically the multi-stability
requires a smaller middle island to increase the Coulomb barrier for the electron transfer
between the edge islands via the middle island. For the sake of simplicity we will limit
ourselves to the bistable case.41
V. SHIFT REGISTER
Figure 3 shows the standard scheme of operation of a shift register using parametron-type
binary cells.39 In this figure, each symbol represents a parametron cell at some particular
phase of the periodic switching process. Dash means the monostable (OFF) state, while Ii
means the i-th data bit which can be either “0” or “1”. Evolution of the symbols shows the
bit flow when the cells are periodically switched ON and OFF using periodic clock signals
which are shifted by 2π/3 for each next stage of the register.
In the initial state (upper line) each bit is encoded by the corresponding ON state of only
one parametron. The signal field created by this cell is exerted on both neighboring cells,
initially in their OFF state. Due to this field, when the right neighboring cell is switched
from OFF to ON by the clock field (second line in Fig. 3), its logic state will be determined
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by that of the initial cell. Now when the information has been copied to the right cell,
the initial cell can be switched OFF (third line of Fig. 3). Thus, the information has been
moved by one cell (one register stage), and the process may be repeated again (lines 4 to 7)
and again. Notice that unidirectionality of the bit propagation is achieved by the “running
wave” of the clock while the structure itself is 1D-isotropic.
During each period of the three-phase clock, the information is shifted by three stages,
so that we need 3 cells per bit of information. It is straightforward to increase the number
of phases beyond 3. Typically this would make the system more robust, but require propor-
tionally more hardware per bit. (More generally, the number of cells per bit has not to be
integer: by changing the clock phase shift it can have any value larger than 2).
Figure 4 shows a natural implementation of shift register using Single Exciton
Parametron cells.28 Each next cell, the direction of the middle island shift is turned by
π/3 (within plane y − z). The system is driven by the clock field vector ~E(t) rotating in
the same plane. This rotation provides the shift of Ec (which is now the component of the
clock field in the plane of the corresponding cell) by 1/6 of the clock period for each next
cell. When a cell is in ON state, its dipole electric moment creates the signal field Es which
is especially strong for its nearest neighbors, and thus determines the direction of electron
tunneling when one of the neighbors in turned ON.
The operation of the system is illustrated in Fig. 5. Three sine lines show the in-plane
components of the clock field for each of three neighboring cells. Since the operation cycle
corresponds to the central rectangle shown in Fig. 2b, it differs slightly from the traditional
mode shown in Fig. 3: each cell is switched OFF and ON twice per clock period.42 In the
simplest case of weak coupling when the signal field Es is much smaller than the clock field
amplitude, switchings happen when the clock field Ec crosses one of the thresholds ±δEc/2
and the cell enters or leaves the bistable region (shaded in Fig. 5). For correct operation of
the shift register, switching OFF→ON of a cell (see, e.g., point S at the thicker middle curve)
should occur when the previous neighboring cell is in ON state while the next neighboring
cell is in OFF state, just as shown in Fig. 5.
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In order to find the width of parameter window corresponding to correct operation of
the parametron, let us first neglect the inter-cell interaction. Using the operation diagram
shown in Fig. 5 and the phase diagram of Fig. 2b it is straightforward to obtain that the
amplitude A of the rotating clock field has to satisfy the following three conditions:
A sin(
π
2
− θ
2
) >
δEc
2
,
A sin(
θ
2
) <
δEc
2
,
A < ∆Ec − δEc
2
. (11)
where θ is the clock phase shift between the adjacent cells. The first condition is necessary
to have the signal source cell still in ON state when a recipient cell switches from OFF to
ON. The second relation ensures that at that instant the next cell is already in OFF state.
Finally, the third inequality means that the clock field does not reach the next diamond at
the Ec axis - see Fig. 2b and Eqs. (9) and (10), so that no undesirable charge states appear
during the operation.
Equations (11) can be reduced to the following equation for the one-side margin ξ of the
field amplitude, ξ ≡ (Amax − Amin)/(Amax + Amin):
ξ = min
[
tan(
π
4
− θ
2
),
2∆Ec/δEc − 1− 1/ cos(θ/e)
2∆Ec/δEc − 1 + 1/ cos(θ/e)
]
. (12)
Within the approximation (5) the ratio ∆Ec/δEc is equal to 2− (1/R−1/2d)/(1/R+1/r−
2/s); this ratio increases when the radius of the middle island decreases. In the general
case when the terms 1/R, 1/r, 1/2d, and 1/s are replaced for the elements of the inverse
capacitance matrix, the upper bound for ∆Ec/δEc is equal to 2, while the lower bound is
equal to 1.41
For the particular case shown in Fig. 4 we have θ = 2π/6, hence, Eq. (12) gives the
maximum margin of ξ = tan(π/12) ≃ 27% for the amplitude A of the rotating clock field if
∆Ec/δEc > 1.5, so that the minimum in Eq. (12) is determined by the first term. (In order
to satisfy this additional condition the middle island should be sufficiently smaller than the
edge islands.)
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The above single-cell analysis is only an approximation, because in the real structure all
the cells interact with each other and also the presence of neighboring cells somewhat changes
the cell electrostatics. This is why we have carried out extensive numerical simulations of
reasonably long shift registers (18 three-island cells). For a given geometry of the circuit
we first calculated numerically the inverse capacitance matrix C−1ij and the vectors ~Di (see
Appendix A); then these numbers were fed to a Monte-Carlo program which simulated single-
electron tunneling events in the circuit using the “orthodox” theory.1 The logical input was
a relatively long (typically, 16-bit) quasi-random bit sequence, repeated periodically many
times.
The simulations have shown that for the geometry presented in Fig. 4, elliptic polarization
of the clock field (rather than the simple circular polarization implied above) is essential to
provide broad margins. More exactly, the out-of-plane component Az should be larger than
the in-plane component Ay, because of the field screening in z direction due to the finite
size of the conducting islands. For example, for the circuit with r/R = 0.3, d/R = 1.5,
b/R = 0.7, and the intercell period in y-direction l/R = 3, the best ratio Az/Ay is close
to 1.5. If this is done, sufficiently wide margins for the amplitudes of the bias field are
really achievable. For Az/Ay = 1.5, the 18-cell shift register with the parameters specified
above operates correctly (at zero temperature and sufficiently low clock frequency) within
the range 3.25 < Ay/(e/4πǫǫ0R
2) < 5.1, corresponding to a margin of ±22%. If now Ay is
kept constant at Ay = 4.15 e/4πǫǫ0R
2, the allowed range for Az/(e/4πǫǫ0R
2) is between 4.6
and 8.55, corresponding to a margin of ±30%. These margins are much broader than those
for the first generation of wireless single-electron devices.27
The margins for parameters which destroy the geometric symmetry of the parametron
cells are much narrower. Numerical simulations show that for a shift register with the
parameters quoted above, the maximum allowable shift of the edge islands of a cell in the
opposite directions (parallel to the central island shift) is about ±0.010R. This corresponds
to the maximal fluctuation of ±0.4 degrees of the alignment of the line connecting the edge
islands of the cell and the x-axis. (A shift of only one island leads to the same effect).
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Possibly the situation may be improved by using alternative geometries and charge modes.
VI. SET PARAMETRON LOGIC GATES
The shift register described in the previous Section is actually a line of inverters. To
have a complete set for the arbitrary logic functions we need to have other logic gates (e.g.,
NAND or NOR), and a circuit with a fan-out more than one (“splitter”).
All these functions can be naturally implemented using the geometry shown in Fig. 6. If
the clock field rotation causes the signal propagation from the bottom to the top we get a
fan-out-two circuit, because the dipole moment of cell F (in its ON state) will determine the
charge state of both cell A and cell B, set during their OFF→ON switching. On the other
hand, if the signal propagates from top to bottom, we get the implementation of a binary
logic function (either F = A.NOR.B or F = A.NAND.B, depending on the asymmetry
provided by the background charges or dc bias field 〈Es〉 imposed on cell F ).
In order to verify the operation of this system, we have carried out its numerical simula-
tions in the symmetric single-exciton mode, using the same parameters as above (r/R = 0.3,
d/R = 1.5, b/R = 0.7, l/R = 3) for each of three shift registers, each of them 6 cells long.
The z-shift between upper registers was 6R, while the y-spacing between cells A (B) and F
was 2R, i.e. slightly less than the spacing l = 3R between cells in each register.
The simulations have shown the following margins for the amplitude components Ay
and Az of the clock field (at zero temperature and relatively low speed). For the fan-out-
two gate, at Ez/Ey = 1.5, we get correct operation at 3.45 < Ay/(e/4πǫǫ0R
2) < 4.2,
corresponding to a margin of ±9%. For the constant Ey = 4.15 e/4πǫǫ0R2, the z-component
should be within the range 4.6 < Az/(e/4πǫǫ0R
2) < 6.3 (the margins of ±16%). For
the NOR gate, with Ey = 4.1 e/4πǫǫ0R
2, Ez = 6.15 e/4πǫǫ0R
2 (this operating point is
within the margins for both the shift register and fan-out circuits) correct operation is
achieved for the dc bias field 〈Es〉 equivalent to the background charge shift in the range
0.034 < q0/e < 0.053 (q0 = q0,left = −q0,right). For the NAND gate with similar parameters
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the range is 0.035 < −q0/e < 0.069. The difference between the results for the ranges
(which should coincide because of the layout symmetry) is explained by the finite set of
tested input signal sequences which did not have a symmetry between logical zero and unity.
Hence, the true range cannot be wider than the common part of two ranges [0.035, 0.053],
and thus the real margin is slightly below ±20%.
VII. ENERGY DISSIPATION DURING OFF→ON SWITCHING
Let us calculate the energy dissipation during the switching OFF→ON of one SET
Parametron cell in a fixed signal field Es. The switching is illustrated in Fig. 7 which shows
the energies of three possible states of the cell as functions of time. For a cell charged
by one electron the letters l, r, and m correspond to the location of the extra electron.
For the single-exciton case we can use the same notation, counting one hole or electron as
background charge.
Within the framework of the “orthodox” theory the switching is described by the master
equation,1
d
dt
σl(r) = σmΓ
+
l(r) − σl(r)Γ−l(r) ,
d
dt
σm = σlΓ
−
l + σrΓ
−
r − σm(Γ+l + Γ+r ) ,
σm + σl + σr = 1 , σm(−∞) = 1 , (13)
where σm, σl, σr are the probabilities of finding the system in “m”, “l”, and “r” states. The
tunneling rates Γ±l(r) are given by Eq. (6), in which we now assume the linear dependence of
the energies on time:
W+r (t) = −W−r (t) ≡W (t) = αt (14)
W+l (t) = −W−l (t) =W (t)−∆. (15)
(This assumption is evidently valid only if the energy difference ∆ due to the signal field
in the moment of switching is much less than the maximal energy due to the rotating bias
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field.) We also assume that the signal field makes state “r” energetically more preferable,
εl − εr = ∆ > 0.
If the clock speed and temperature are sufficiently low so that the system switches cor-
rectly from “m” to “r” (bit errors will be considered in Section IX), then the energy dissi-
pation can be calculated considering only states “r” and “m” and neglecting state “l”. In
this case the master equation (13) is simplified with the condition σl(t) = 0,
d
dt
σr = (1− σr)Γ+ − σrΓ− (16)
(here we omit index r in tunneling rates for simplicity), and has an explicit solution
σr(t) =
∫ t
−∞
Γ+(t′) exp
[
−
∫ t
t′
ΓΣ(t
′′)dt′′
]
dt′ , (17)
where
ΓΣ(t) = Γ
+ + Γ− = Γ+ [1 + exp(−W (t)/T )] . (18)
The statistical average of energy loss by the moment t is given by the expression
E(t) =
∫ t
−∞
W (t′)σ˙r(t
′)dt′ . (19)
Using Eq. (17) we find, finally:
E(t) =
∫ t
−∞
W (t′)ΓΣ(t
′)

 1
1 + exp(−W (t′)
T
)
−
∫ t′
−∞
ΓΣ(t
′′)
1
1 + exp(−W (t′′)
T
)
× exp[−
∫ t′
t′′
ΓΣ(t
′′′)dt′′′] dt′′
]
dt′ . (20)
The solid line in Fig. 8 shows the total energy loss E = E(∞) as a function of the
dimensionless switching speed
β ≡ αe2/GT 2. (21)
In the low-speed limit, β ≪ 1, the switching process is almost adiabatic. It consists of
numerous tunneling events (back and forth between “m” and “r” states) occurring within
15
the energy interval on the order of the thermal energy T around the pointW (t) = 0. (Figure
7 shows a particular Monte-Carlo realization for β = 0.1.) It is easy to check that in the
purely adiabatic case when σr is determined by thermodynamics only,
σr(t) = σ
ad
r (t) ≡
Γ+
ΓΣ
=
1
1 + exp(−W (t)/T ) , (22)
the total dissipation is zero, because in Eq. (19) the symmetric function of time σ˙r(t) is
multiplied by the antisymmetric function W (t).
According to Eq. (16), the correction to the adiabatic limit, ∆σr ≡ σr − σadr satisfies the
equation ∆σr = −σ˙r/ΓΣ; hence, as the first approximation in β we can use
∆σr = −σ˙adr /ΓΣ. (23)
After the integration by parts of Eq. (19) the total dissipation is given by
E =
∫
∞
−∞
W (t)
d∆σr
dt
dt = −
∫
∞
−∞
dW (t)
dt
∆σr dt . (24)
Combining Eqs. (23), (24), (14), (18), and (6), we obtain the low-speed approximation for
the total dissipation
E = κβT = καe
2
GT
, (25)
κ =
∫
∞
−∞
e−x(1− e−x)
x(1 + e−x)3
dx ≃ 0.426 . (26)
In this quasi-reversible regime E ≪ T ; notice also that in this limit the total dissipation
decreases when temperature increases.
In the opposite limit, β ≫ 1, the speed of energy change is so high that the tunneling
occurs only atW > 0 and only once – see Fig. 7, without numerous back and forth processes.
(Actually, this limit is the only one possible at T = 0.) Then the solution of Eq. (16) is
σr(t) = 1− exp
(
−
∫ t
0
Γ+(t)dt
)
= 1− exp
(
−αGt
2
2e2
)
, t > 0, (27)
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and the average total dissipation
E = (πβ/2)1/2T = (πe2α/2G)1/2. (28)
Hence, in the case β ≫ 1 the average energy dissipation is much larger than (and independent
of) the thermal energy, indicating the thermodynamic irreversibility of the switching process
in this limit. In Fig. 8 the low-speed and high-speed approximations (Eqs. (25) and (28))
are represented by dashed lines, while the solid line shows the result of the exact calculation
using Eq. (16), which gives a natural crossover between these two limits.
Equation (6) is valid only for the case of the continuous spectrum of electron energies
in the conducting islands. It is easy to consider a different case when the electron energy
in the middle island is strongly quantized so that only one level is involved in tunneling,
while the energy spectrum of the edge island is still continuous. (This situation is possible
when the middle island is much smaller). Then the “orthodox” theory should be somewhat
modified,43–45 however, for our purpose the only important change is that Eq. (6) should be
replaced with
Γ(W ) =
Γ0
1 + exp(−W/T ) ,
Γ(W ) + Γ(−W ) = Γ0 = const, (29)
where Γ0 is a constant which characterizes the tunnel barrier transparency. Equation (20)
yields that the average total energy loss during one switching is given by a simple formula
E = α/Γ0 (30)
for arbitrary switching speed (see Fig. 9). It is evident that quasi-reversibility (E ≪ T ) is
possible in this case as well, if the switching speed is low enough: α≪ T/Γ0.
In both cases considered above, electron energy relaxation in islands with continuous
spectrum (implied by Eqs. (6) and (29)) is the source of dissipation in the system. In the
important case when electron energy is quantized in all islands this may not be true, so that
this limit requires a completely different treatment. Our hope is to complete an analysis of
this important case in the near future.
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To conclude this section, notice that our model allows not only the total dissipation E
to be calculated, but also the time dynamics of the heat transfer between the system and
the environment (“heat bath”) during the switching process to be followed. Dashed lines
in Figs. 8 and 9 show the results of such calculation using Eqs. (6) and (29), respectively.
During the first part of the switching process (when W (t) ≤ 0) the energy E1 ≡ −E(0) is (on
the average) borrowed from the heat bath which, hence, is cooled. During the second part of
the process (W (t) ≥ 0) the average energy E2 ≡ E − E(0) > E1 is returned back to the heat
bath. Notice that in the adiabatic limit E1 = E2 = T ln 2 independently of the exact model
used for Γ(W ). This result follows from Eqs. (19) and (22) after the integration by parts:
Ead1 = Ead2 =
∫ 0
−∞
1
1 + exp(−W/T ) W˙ dt = T ln 2. (31)
Notice that this is valid for any gradual function W (t), if only W (0) = 0.
The generality of this result is due to the direct relation E(t) = −T∆Sinf (t) between
the energy and the informational (“Shannon”) entropy Sinf of the degree of freedom used
to code information (for a more detailed discussion, see Appendix B). In fact, in the instant
when W = 0, the system may be in either of two states (σm = σr = 1/2), hence ∆Sinf = ln 2
has been acquired in comparison with the definite initial state (σm = 1, σr = 0). By the end
of the switching the informational entropy is restored to the initial value since the state is
definite again (σm = 0, σr = 1). Finite switching speed decreases E1 and increases E2 (see
the dotted lines in Figs. 8 and 9) leading to a positive total dissipation E = E2 − E1.
VIII. REVERSIBLE COMPUTATION
The general thermodynamic arguments lead to the conclusion that erasure of informa-
tion necessarily requires an energy dissipation of at least T ln 2 per bit (see Refs.46–48 and
Appendix B). During the switching OFF→ON of a cell in any SET-Parametron circuit, the
amount of information is not changed, thus allowing arbitrary small energy dissipation in
the slow-switching limit. However, for switching ON→OFF the lower bound on dissipation
is determined by logical reversibility of a particular circuit.
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The SET Parametron shift register is obviously a logically reversible circuit, because
during cell switching to OFF the information is preserved by the next cell. It is easy to
check (see Fig. 4) that the sign of the energy difference ∆ = εl − εr between two digital
states does not change during the ON phase because of the back influence from the next
cell. So the cell stays in the lower-energy state and the analysis of the energy dissipation
during switching ON→OFF is equivalent to that of the switching OFF→ON (see Fig. 10).
A similar small-dissipation case is realized in the SET Parametron fan-out circuit, because
during the ON→OFF switching of the last cell of the input line (cell F in Fig. 6) the proper
sign of ∆ is maintained by both first cells of the output lines.
The situation is different for the NAND/NOR gate because any gate consisting of
two inputs and one output is logically irreversible and, hence, has a lower bound for
dissipation.46–48 For two uncorrelated input streams of bits with equal probabilities of unity
and zero, the informational entropy before the logic operation is Sbeforeinf = − ln(1/4) while
after the completion of the logic operation and erasure of the input information it becomes
Safterinf = − ln(1/2). (Notice that the informational entropy decreases. This seems to con-
tradict the apparent partial loss of information at computing. Actually the uncertainty is
partially lost, not the information, because in the Shannon formalism we should treat the
input data as unknown, and the data bit count is decreased by the gate.) The entropy
difference determines the lower bound for the average dissipation E per logic operation
E ≥ T (Sbeforeinf − Safterinf ) = T ln 2.
Actually, in the SET Parametron realization shown in Fig. 6 the average energy dis-
sipation is much larger than this lower bound. If two input bits are different, the energy
difference ∆ changes its sign during ON state of either cell A or B. In this case the energy
dissipation during switching to OFF is comparable to |∆| (see Fig. 10) which should be
much larger than the thermal energy because the condition |∆| ≫ T is necessary to ensure
small error probability (see next Section).
To realize reversible NOR and NAND operations (which would provide small dissipation)
using SET Parametron cells, gates with two inputs and three outputs can be used (see Fig.
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11). This idea was suggested37 for the Parametric Quantron logic gates and can be directly
applied to the SET Parametron. The input information is copied to the first cells of two
additional shift register lines. If their coupling to the last cells of input lines is stronger than
input-output coupling, the proper sign of ∆ is always maintained, and the energy dissipation
is arbitrarily small in the slow switching limit.
IX. BIT ERROR RATE
Kinetic equation (13) allows the calculation of the rate of “classical” digital errors during
the SET Parametron cell switching (later we will briefly discuss also the “nonclassical” errors
due to cotunneling49). The error probability P is given by σl(∞). Let us first assume T = 0
and calculate the “dynamic” error which occurs when the switching speed α is too high,
and the system remains in the initial (symmetric) state up to the moment when tunneling
to the upper energy level becomes possible (see Fig. 7 and Eqs. (14) – (15)). Since there
is no tunneling back and forth at T = 0, the error probability can be found simply as the
time integral of the rate of erroneous tunneling Γ+l multiplied by the probability σm that no
tunneling has yet occurred:
Pdyn =
∫
∞
0
Γ+l (ε) σm(ε)
dε
α
, (32)
σm(ε) = exp
(
−
∫ ∆
0
Γ+r (ε
′)
dε′
α
)
× exp
(
−
∫ ε
0
(
Γ+l (ε
′) + Γ+r (ε
′ +∆)
) dε′
α
)
. (33)
For the “orthodox” model of the tunneling rate given by Eq. (6),
Pdyn = Kγ exp(− 1
2γ
) , (34)
K =
1
2γ
−
√
π
4γ3/2
exp(
1
4γ
)[1− Erf( 1
2
√
γ
)]
= 1 +
∞∑
n=1
(2n+ 1)!
n!
(−γ)n, (35)
where γ ≡ αe2/G∆2. In order to keep Pdyn ≪ 1, γ should be much less than 1, then K ≈ 1.
Equation (34) shows that the dynamic error decreases exponentially with the decrease of
the switching speed and even faster than exponentially with the increase of ∆ (factor ∆2 in
the exponent).
For sufficiently small α and/or large ∆ the main contribution to the error probability
will be due to the thermally activated processes which populate the symmetrical state “m”
during the passage of energy εm across εl. The probability of this “thermal” error is given
by the simple formula
Ptherm = exp(−∆/T ) (36)
and it prevails over Pdyn when T ≫ αe2/G∆. In the case when both errors are of the
same order, the result can be found by the numerical solution of Eq. (13). The total error
probability can be estimated as the maximum of the two analytical results presented above:
P ≃ max(Pdyn, Ptherm).
If instead of the “orthodox” model we assume that only one discrete energy level of the
middle island participates in tunneling, then using Eq. (29) for the tunneling rate we obtain
from Eqs. (32) and (33) the following probability of the dynamic error (T = 0):
Pdyn =
1
2
exp(−∆
α
Γ0) . (37)
The thermal error is still given by Eq. (36), and it prevails over the dynamic error if T ≫
α/Γ0.
One more possible source of errors is the higher-order quantum process of cotunneling49
when two or more electrons tunnel simultaneously through different junctions. For illus-
tration, the lowest energy diagram in Fig. 1b shows the situation when the charge state
with higher energy is occupied, and the digital information in the cell is preserved by the
energy barrier (higher energy of the symmetric state) due to the bias field. According to
the orthodox theory, single-electron tunneling in this case is impossible (at sufficiently low
temperature). However, the second-order cotunneling, i.e. simultaneous tunneling of two
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electrons (through both junction) brings the system into the lower energy state and, hence,
is energetically allowed. This process changes the sign of the cell dipole moment and can
lead to the digital error.
This type of error can occur, for example, in the 3-phase shift register during the phase
when the bit is stored by only one cell, and the long-range interaction with cells carrying
other bits (nearest cells are OFF) provides uncontrolled sign of the energy difference between
“l” and “r” states. The erroneous bit will then propagate along the shift register.
Though a detailed analysis of cotunneling was not a goal of this work, we should notice
that several means are readily available to reduce the resulting error probability. First,
because the rate of m-electron cotunneling scales as (GRQ)
m (where RQ ≈ 6.5 kΩ is the
quantum unit of resistance) while the single-electron rate is proportional to the first power of
G, the decrease ofG decreases the relative importance of the cotunneling processes. Another,
more powerful method is to increase the smallest order m of possible cotunneling processes.
This can be done, for example, by increasing the number of islands per cell. If the cell
consists of 5 islands and the ON state corresponds to an electron on one of the outer islands,
then at least the 4-th order cotunneling (m = 4) is necessary to switch between logical zero
and unity; a further increase of the number of islands per cell makes the cotunneling rate
negligible even for relatively large tunnel conductance. Finally, it is possible to increase
the minimal cotunneling order while still using three-island cells, by increasing the number
of cells which store the same bit. This can be done, for example, by the increase of the
number of phases in the operation of the shift register. In the realization shown in Fig. 4
this may easily be achieved by a decrease of the angle θ between the planes of neighboring
cells. If the bit is stored by k neighboring cells then the error can occur only if all these k
cells will simultaneously change their polarizations and if the final state has a lower energy
(any “partial” switching would cost at least one cell-cell interaction energy and, hence, is
thermodynamically forbidden at least for not too large k). So, the lowest order of erroneous
cotunneling is 2k, and the linear increase in “hardware” allows the exponential reduction of
the error probability. This method is applicable to any logic gates which use shift registers
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as their input and output lines.
X. DISCUSSION
In this paper we have presented a functionally complete logic family based on the SET
Parametron cells, including inverter, fan-out-two, NAND and NOR gates. All the circuits
may operate correctly in a common range for the bias field amplitude. The important
advantages of the SET Parametron logic are wireless operation and extremely low power
dissipation possible in the quasi-reversible mode of operation, with the energy loss much less
then kBT ln 2 per bit.
While the realization of room temperature operation of the SET parametron logic re-
quires sub-one-nanometer fabrication technology which is hardly available at the present
time, the operation of simple SET Parametron circuits (with clock wires) can be readily
demonstrated experimentally at lower temperatures. An obvious choice is the aluminum
shadow-mask evaporation technology, widely accepted for singe-electron device fabrication
(see, e.g., the collection2) . Figure 12 shows the sketch of a possible layout of the two-cell SET
Parametron shift register-inverter. (For the sake of simplicity, the artifact islands typical for
this technology are not shown). Each cell consists of three islands. The capacitive gates are
used for the application of rf “clock” fields which cause the switching processes, and simul-
taneously for the application of dc fields to compensate random background charges. Input
gates A and B (for the initial demonstration, one gate is sufficient) determine the polariza-
tion of the first cell during its OFF→ON switching. This polarization in turn determines
the polarization of the next cell during its OFF→ON switching. The final polarization of
the latter cell is sensed by a capacitively coupled single-electron transistor. (If a multilayer
fabrication is available, this layout may be further improved to provide wider parameter
margins: an overlap (without tunneling) of the edge islands of two cells would increase
their capacitive coupling, while a similar overlap of the bias gates with the islands would
allow smaller cross-talk.) The operation temperature of such a SET-Parametron circuit with
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100-nm-scale tunnel junctions will be in sub-1-K range.
Coming back to the wireless realization, let us estimate the parameters of a possible
implementation of the device using the conducting (e.g., metallic) clusters as islands. For a
cluster diameter 2R about 5 nm (which is at the limit of present-day direct e-beam writing
techniques) the charging energy Ec ∼ e2/8πǫǫ0R is about 0.15eV (where ǫ ∼ 2 is taken
as a typical dielectric constant for the organic materials which are the natural candidates
for the cluster environment). For the layouts considered in this paper the typical energy
difference ∆ between “l” and “r” states is about 0.2Ec leading to ∆ ∼ 0.03 eV. Requiring
the probability of the thermal error to be less than 10−10 per switching, Eq. (36) yields the
maximal operation temperature of about 15 K. Assuming the same value for the dynamic
error (then γ ≃ 0.025 – see Eq. (34)) and taking into account the particular geometry (Fig.
4), we obtain the maximum clock frequency νmax ∼ 5×10−4G∆/e2 that corresponds to about
109 Hz for our parameters and G ∼(105 Ohm)−1 (higher G would make the cotunneling a
problem). In this case the power dissipation (see Eq. (28)) is about 4(πγ/2)1/2ν∆ ∼ ν∆ ∼
5 × 10−12 W per cell. This extremely low dissipation would make possible an integration
level up to 1011 cells per cm2 (i.e. 103 nm2 per cell), limited by the cell size, since at 15 K the
heat flux about 1W/cm2 can be easily managed without the circuit overheating. To achieve
the quasi-reversible mode of operation the frequency should be even lower: ν ≪ 5 × 107
Hz for our set of parameters at T = 15 K. Accepting, for example, ν = 106 Hz we get a
power dissipation of only about 5 × 10−18 W per cell. This figure indicates that as far as
power dissipation is concerned, three-dimensional integration of SET Parametron circuits
is quite feasible. Despite the not very spectacular clock frequency in this regime, the total
computing performance of a 3D system can be very large.
The largest problem with SET Parametron circuits (besides their fabrication) is that
their operation requires well-defined background charges. The allowed fluctuations are only
on the order of 0.01e (this number corresponds to the maximum tolerated angle of the
cell tilt – see Section V). This is a common problem for any single-electron logic (see for
example Refs.4,21,22). However, if/when a molecular technology becomes available for the
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implementation of single-electron and other nanoscale devices, SET Parametron cells may
be reproducible on the molecular level, and well defined background charges seem to be
achievable in principle.
From the estimates above we see that in order to increase the operation temperature of
SET Parametron circuits up to 300 K or even up to 77 K, sub–nanometer-scale islands are
necessary. In this case the energy level discreteness43–45 may result in radically new features
of the SET Parametron operation, and should be taken into account at its quantitative
analysis. Such analysis is outside the scope of the present paper. We would just like to
notice in passing that the operation of SET Parametron circuits in that mode would be
rather close to the recently proposed new version32 of the so-called ”Quantum Cellular
Automata”.31 This new version, put forward under the keywords of “adiabatic switching”
and “pipelining”, may remove the principal difficulties27 of the initial suggestion. We are
not, however, aware of any detailed analysis of this new family of logic devices.
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APPENDIX A:
In this Appendix we discuss the method of multiple electrostatic images used to calculate
the inverse capacitance matrix C−1 and vectors D (island dipole moments) which describe
the influence of the external electric field for the arbitrary system of conducting spheres.
This method was also used for numerical calculations in another work.27
It is well known that the electrostatic field of a point-like charge q located at a distance
d from the center of an uncharged sphere having the radius r, may be treated as the net
field of the charge q and a pair of fictitious charges located inside the sphere, in free space.
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The image charge −qr/d is located at the distance r2/d from the sphere center (in the
same direction as the charge q), and the compensating charge qr/d is located at the sphere
center. The total field of these three charges makes the sphere surface equipotential with
φ = q/4πǫ0d.
Let us use this method to calculate the inverse capacitance matrix of two spheres with
radii r and R, with distance d between the centers. For that, we need to calculate the
electrostatic potential when a charge q is placed on the sphere R. First, let us create the
pair ∓qr/d inside the sphere r (as if we had a point-like charge q). Three charges provide the
equipotentiality of the sphere r, but not sphere R. So, we need to create two more charge
pairs inside sphere R to restore its equipotentiality. One pair (image of the image charge)
will have charges ±qd/r × R/(d − r2/d) and the other pair (image of the compensating
charge) will have charges ∓qd/r×R/d (notice that one charge from each pair is positioned
at the center of sphere R). Now the equipotentiality of the sphere r is lost again and we
need to create four new pairs inside it (actually, three pairs because the position of two
charges at the center of R coincides). We can continue this procedure until the charges of
new pairs become sufficiently small, and the sphere potentials calculated at each iteration
converge with the required accuracy.
The same method is trivially generalized to an arbitrary number of spheres: we need to
make images of all charges in all spheres. The method is very simple mathematically but
cannot be applied in a straightforward way if the number N of spheres is large, because
the number of required image pairs scales as Nn where n is the number of iterations. If
N ∼ 100 and n ∼ 20 (that is a typical number of necessary iterations if the spheres are close
to each other, and we require a good accuracy), then the computer memory will obviously
be insufficient.
To solve this problem we use three ways (levels) of storage of information about the pairs,
depending on their magnitude (the pair magnitude can be characterized by two numbers:
the distance between the charges and the dipole moment of the pair). For “large” pairs
we store the whole information (position and the charge magnitude). When the image of a
26
sufficiently “small” pair is calculated, we store only the location and the magnitude (dipole
moment) of the dipole consisting of two image charges, and the total charge at the sphere
center. The lowest level of the information representation is to consider the dipole being
located at the center of the sphere, so we can sum up all the dipole moments.
This modification of the algorithm allows us to calculate the capacitance matrix for a
few hundred spheres with a typical distance between the spheres as small as one tenth of
the sphere radius using a modest personal computer. (More closely located spheres require
a larger number of image charges.)
The calculation of the D vectors is analogous to the calculation of the inverse capacitance
matrix. For example, to determine the influence of Ex field we calculate first the dipole
moments (which will have only x-component) produced by the field in the independent-
sphere approximation. Then we use the iteration procedure described above to restore the
equipotentiality of all spheres. At this stage image dipoles (with all spatial components) as
well as image charge pairs appear. The island potentials for the unit external field Ex are
the components of the D vector corresponding to x-axis (we need three D vectors for three
dimensions).
APPENDIX B:
In this Appendix we discuss the heat transfer during the adiabatic transition (switching)
between an arbitrary number of charge states. This analysis can be used for the fan-out
circuits and for SET Parametron cells consisting of more than three islands. The formalism
was developed long ago46–48 and constitutes the basis of the reversible computation analysis
giving the lower bound for the energy dissipation for irreversible logical gates.
The infinitesimal heat transfer to the thermal bath can be written as
dQ =
∑
i,j
(εi − εj) σi Γi→j dt = −
∑
i
εi dσi , (B1)
where εi is the (free) energy of the state i, σi is its probability, dσi is the probability
change during the interval dt, and Γi→j is the rate of transition from state i to state j (i.e.
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the corresponding tunneling rate). In the thermodynamically reversible adiabatic limit the
probabilities satisfy the equilibrium distribution
σi = σi,ad = Z
−1 exp(−εi/T ), Z =
∑
i
exp(−εi/T ). (B2)
Using the definition of Shannon’s informational entropy46
Sinf = −
∑
i
σi ln σi , (B3)
and using the evident equation
∑
i dσi = 0 we get
dSinf = −
∑
i
dσi(1 + ln σi) = T
−1
∑
i
εi dσi. (B4)
We see that in the adiabatic case
dQ = −T dSinf . (B5)
It is not difficult to prove that in the general (nonadiabatic) case δQ ≥ −T dSinf . Let us
introduce the difference
X ≡ δQ
T
+ dSinf = −
∑
i
dσi ln
σi
σi,ad
. (B6)
Using the general master equation
dσi
dt
=
∑
j
σjΓj→i − σi
∑
j
Γi→j (B7)
to substitute dσi in Eq. (B6), making the resulting expression symmetric over indices i
and j, and using the general thermodynamic relation for the tunneling rates Γi→j/Γj→i =
exp((εi − εj)/T ) (c.f. Eqs. (18) and (29)) we obtain
X/dt = −∑
i,j
Γi→j
[
−σi ln σi
σi,ad
+σj ln
σi
σi,ad
exp(
εj − εi
T
)
−σj ln σj
σj,ad
exp(
εj − εi
T
) + σi ln
σj
σj,ad
]
. (B8)
After the simple transformations and using Eq. (B2) we finally get the expression
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X/dt = −∑
i,j
Γi→j ln
(
σi
σj exp(
εj−εi
T
)
)
×
(
σj exp(
εj − εi
T
)− σi
)
(B9)
which is obviously positive or zero. This proves the general inequality
δQ ≥ −T dSinf . (B10)
Notice that if we introduce also the “usual” entropy S˜ so that δQ = T dS, then the total
entropy St = Sinf+ S˜ is constant in the adiabatic case. In the general case, the total entropy
is a non-decreasing function of time, dSt/dt ≥ 0, while the decrease of S˜ is not forbidden.
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FIGURES
FIG. 1. SET Parametron: (a) the basic cell and (b) its energy diagrams for three values of
the bias field Ec (for discussion, see the text).
FIG. 2. Phase diagrams of stable charge states of a SET Parametron cell with qi0 = 0,
R/r = 1, d/r = 3, b/r = 1, where 2d is the distance between outer island centers while b is the
y-axis shift of the middle island center – see Fig. 1a. (a) The cell is charged with one extra electron;
(b) electrostatically neutral cell. ∆Ec and ∆Es are the diagram periods for the clock and signal
electric fields, respectively. Bistable regions are shaded. Thick line in (a) illustrates the switching
from OFF to ON states, while rectangles in (b) illustrate two possible operation modes of the cell.
FIG. 3. The general idea of the three-phase shift register using parametron-type cells. Each
line shows the logical state of the shift register at a particular phase of the clock cycle, dashes
indicating the monostable OFF state and I representing bistable ON states.
FIG. 4. The top (left) and side (right) views of a shift register based on the single-exciton
parametron cells operating in the symmetric mode. The clock field vector E(t) rotates in plane
y − z. Digital bits are coded by the direction of the cell polarization and are propagated from the
top of the figure to the bottom, over 6 cells during one clock period.
FIG. 5. Time diagram illustrating the operation of the shift register shown in Fig. 4. Three sine
curves show the in-plane component of the clock field for three neighboring cells. Dots correspond
to the points where the middle curve enters or exits the bistable ON regions (shaded), so that the
middle cell changes its charge state.
FIG. 6. Circuit which can be used for the fan-out-two splitting of a signal (if the propagation
direction is from the bottom to the top), or as a logical gate NAND or NOR (for opposite signal
propagation direction). The asymmetry required for NAND and NOR gates can be created by
the adjustment of the background charges on the edge islands of cell F , or by application of local
electrostatic field 〈Es〉.
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FIG. 7. Energy diagram of the OFF→ON switching. The system, initially in state “m”, is
switched to state “r” (switching to “l” would give a digital error). Numerous tunneling events (back
and forth) occur in the slow switching case β ≪ 1 (a particular result of Monte-Carlo simulation
for β = 0.1 is shown), while for β ≫ 1 there is only one tunneling event.
FIG. 8. Components of the energy exchange between the parametron and the heat bath as
functions of the process speed α = dW/dt. Dotted lines: average energy flow E1 from the heat
bath to the parametron during the first part of the process (when W ≤ 0), and the average flow E2
from the device back into the heat bath during its second part (when W ≥ 0). Solid line: the net
energy dissipation E = E2 − E1. Dashed lines show the low-speed (Eq. (25)) and high-speed (Eq.
(28)) asymptotes.
FIG. 9. The same as in Fig. 8, but for the case of the discrete energy spectrum of the middle
island.
FIG. 10. Energy diagram of the ON→OFF switching. If the system initially occupies the
state with lower energy, arbitrary small energy dissipation is possible at slow switching (simulation
for β = 0.1 is shown). On the contrary, if the switching starts from the upper state, the energy
loss is finite and of the order of |∆|. (For this case, Monte Carlo simulation has given two almost
simultaneous tunneling events shown by arrows).
FIG. 11. Schematics of logically reversible NAND/NOR gate with two input shift-register lines
and three output lines. The input information is preserved in two additional output lines.
FIG. 12. Sketch of a possible layout of the two-cell SET-Parametron shift register suitable for
the standard double-angle shadow evaporation technique (the artifact islands are not shown).
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